

Contents

1		
2	<i>Preface</i>	v
3	Chapter 1 Introduction	1
4	1.1 Introducing Digital Electronics	1
5	1.2 Organisation of This Book	2
6	1.3 Preliminaries	4
7	1.3.1 Binary numbers	4
8	1.3.2 (Very) basic circuit theory	5
9	1.3.3 Circuit drawing	6
10	1.3.4 Logic simulators	7
11	1.4 Concluding Comments and Further Reading	8
12	1.5 Questions	9
13	Chapter 2 Combinational Logic Design	11
14	2.1 Combinational Logic/Boolean Algebra	11
15	2.2 Logic Functions	13
16	2.3 Combinational Logic Implementation	14
17	2.3.1 Combinational logic levels	15
18	2.3.2 Combinational logic gates	16
19	2.3.2.1 AND	16
20	2.3.2.2 OR	17
21	2.3.2.3 NOT/Inverter	18
22	2.3.3 Circuits and truth tables for more	
23	than two inputs	18

1	2.3.4 Don't-care inputs	20
2	2.3.5 Further logic gates	20
3	2.3.6 Other symbols	22
4	2.3.7 Complete set of two-input logic functions	23
5	2.4 Integrated Circuits	25
6	2.5 Basic Logic Devices	27
7	2.5.1 Coders and decoders	27
8	2.5.2 2-4 line decoder	28
9	2.5.3 Multiplexers and demultiplexers	30
10	2.5.4 4-1 line multiplexer	31
11	2.6 Designing a Combinational Logic Circuit	34
12	2.7 Concluding Comments and Further Reading	39
13	2.8 Questions	40
14	Chapter 3 Logic Circuit Implementation	43
15	3.1 Overview	43
16	3.2 Laws of Logic	43
17	3.3 Minimisation	46
18	3.3.1 Algebraic minimisation	47
19	3.3.2 Graphical minimisation: the Karnaugh map	48
20	3.3.3 Examples of Karnaugh map design	53
21	3.4 Timing Considerations and Static Hazards	55
22	3.5 Logic Implementations	59
23	3.5.1 Using NAND or NOR to provide NOT	59
24	3.5.2 Extracting '0's or '1's'?	59
25	3.6 Terminology	61
26	3.7 Design Example	65
27	3.8 Algorithmic Minimisation (Quine–McCluskey and Espresso)	70
29	3.9 Concluding Comments and Further Reading	72
30	3.10 Questions	73
31	Chapter 4 Logic Circuits	75
32	4.1 Logic Circuit Characteristics	75
33	4.1.1 Transfer characteristics	75
34	4.1.2 Performance characteristics	78

Contents

ix

1	4.2	Switching Devices	82
2	4.2.1	The diode	82
3	4.2.2	Bipolar transistors	84
4	4.2.3	Field-effect transistors	87
5	4.3	Complementary Metal–Oxide–Semiconductor (CMOS)	92
7	4.4	Concluding Comments and Further Reading	97
8	4.5	Questions	98
9	Chapter 5	Bistables	101
10	5.1	Sequential Logic Concepts	101
11	5.2	Basic Bistables	102
12	5.2.1	Basis	102
13	5.2.2	The $\overline{R}\overline{S}$ bistable	103
14	5.2.3	Switch debouncer — an $\overline{R}\overline{S}$ bistable in action	106
16	5.2.4	D-type bistable	108
17	5.2.5	Level-triggered D-type	108
18	5.2.6	Level-triggered RS bistable (transparent RS latch)	109
20	5.2.7	Level-triggered JK bistable	110
21	5.3	Clocks and Synchronisation	111
22	5.4	Master-Slave <i>D</i> -type Bistable	112
23	5.5	Edge-Triggered Bistables	114
24	5.5.1	D-type function	114
25	5.5.2	Edge-triggered D-type circuit	115
26	5.5.3	Other edge-triggered bistables	116
27	5.6	Timing Considerations	117
28	5.7	Asynchronous Inputs	120
29	5.8	Concluding Comments	121
30	5.9	Questions	122
31	Chapter 6	Sequential Logic Design	123
32	6.1	Synchronous Sequential Systems	123
33	6.1.1	General sequential system	123

1	6.1.2 Synchronous sequential systems and software	
2	specification	124
3	6.1.3 Registers	127
4	6.1.4 Shift register	129
5	6.1.5 Bidirectional shift register	132
6	6.2 State Machine Design	134
7	6.2.1 The algorithmic state machine (ASM) method	134
8	6.2.2 Digital counter design: illustrating aspects	
9	of ASM design	138
10	6.2.2.1 Basic counter design: ASM charts	
11	in practice	138
12	6.2.2.2 Gray code counters: ASM implementation	
13	minimisation	141
14	6.2.2.3 Further counter design: alternative sequences	
15	and unused states	143
16	6.2.2.4 Minimising sequential logic	146
17	6.2.2.5 Implementing counters using	
18	T-type bistables	152
19	6.2.2.6 Converting a D-type into a JK-type	154
20	6.2.3 Translating ASM charts into a software	
21	specification	155
22	6.3 Further Concepts in Sequential Design	157
23	6.3.1 Further ASM chart design	157
24	6.3.2 Other sequential specifications:	
25	Moore and Mealy charts	157
26	6.3.3 A modern view of sequential design	158
27	6.4 Asynchronous Sequential Logic	159
28	6.4.1 Basic asynchronous counters	159
29	6.4.2 Positive edge-triggered asynchronous counter	163
30	6.4.3 Interrupting the count sequence: asynchronous	
31	counters Modulus $\neq 2^N$	164
32	6.5 Concluding Comments and Further Reading	166
33	6.6 Questions	167

Contents

xi

1	Chapter 7	Number Systems, Coding, and Arithmetic	171
2	7.1	Numbers and Coding Systems	171
3	7.1.1	Common number coding systems	171
4	7.1.2	Conversion between systems	174
5	7.1.3	Other codes	175
6	7.2	Binary Arithmetic	176
7	7.2.1	Basic binary arithmetic	176
8	7.2.1.1	Binary addition	176
9	7.2.1.2	Binary subtraction	181
10	7.2.1.3	Binary multiplication	182
11	7.2.1.4	Binary division	185
12	7.2.2	Signed binary arithmetic	186
13	7.2.2.1	Signed arithmetic	186
14	7.2.2.2	One's complement arithmetic	187
15	7.2.2.3	Two's complement arithmetic	189
16	7.2.3	Fixed- and floating-point arithmetic	191
17	7.3	Design Examples	193
18	7.3.1	Binary arithmetic	194
19	7.3.2	Code conversion	195
20	7.3.2.1	Binary-to-BCD conversion	195
21	7.3.2.2	Combinational design	196
22	7.3.2.3	Minimisation by mathematics	197
23	7.4	Concluding Comments and Further Reading	201
24	7.5	Questions	202
25	<i>Appendix 1</i>	<i>Abbreviated Solutions</i>	205
26	<i>References</i>		213
27	<i>Index</i>		217